

## **ABSTRACT**

A cellular automaton cache memory architecture. On a general-purpose processor, a cache memory is provided to store instructions and data for use by

the processor. The cache memory is further capable of storing data

5 representing a first state of a cellular automaton at a first time step, where the  
data is organized in cells. A cellular automaton update unit provides data from  
selected cells of the cellular automaton to an update engine. The update engine  
updates at least some of the selected cells according to an update rule and a  
state of any associated neighborhood cells to provide a state of the cellular  
10 automaton at a second time step.

UNITED STATES PATENT AND TRADEMARK OFFICE  
DOCUMENT CLASSIFICATION BARCODE SHEET



# Drawings

# 7

Level - 2  
Version 1.1  
Updated - 8/01/01

100 121 130 140 150 160 170 180 190 110 120 130 140 150 160 170 180 190




FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4

(6,1)	(5,1)	(4,1)	(3,1)	(2,1)	(1,1)	(0,1)	(-1,1)	(-2,1)	(-3,1)	(-4,1)	(-5,1)	(-6,1)
(6,2)	(5,2)	(4,2)	(3,2)	(2,2)	(1,2)	(0,2)	(-1,2)	(-2,2)	(-3,2)	(-4,2)	(-5,2)	(-6,2)
(6,3)	(5,3)	(4,3)	(3,3)	(2,3)	(1,3)	(0,3)	(-1,3)	(-2,3)	(-3,3)	(-4,3)	(-5,3)	(-6,3)
(6,4)	(5,4)	(4,4)	(3,4)	(2,4)	(1,4)	(0,4)	(-1,4)	(-2,4)	(-3,4)	(-4,4)	(-5,4)	(-6,4)
(6,5)	(5,5)	(4,5)	(3,5)	(2,5)	(1,5)	(0,5)	(-1,5)	(-2,5)	(-3,5)	(-4,5)	(-5,5)	(-6,5)
(6,6)	(5,6)	(4,6)	(3,6)	(2,6)	(1,6)	(0,6)	(-1,6)	(-2,6)	(-3,6)	(-4,6)	(-5,6)	(-6,6)

Figure 5